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ABSTRACT
Speculative techniques in microarchitectures relax vari-
ous dependencies in programs, which contributes to the
complexity of (weak) memory models. We show us-
ing WMM, a new weak memory model, that the model
becomes simpler if it includes load-value speculation
and thus, does not enforce any dependency! However,
in the absence of good value-prediction techniques, a
programmer may end up paying a price for the extra
fences. Thus, we also present WMM-D, which enforces
the dependencies captured by the current microarchi-
tectures. WMM-D is still much simpler than other ex-
isting models. We also show that non-atomic multi-copy
stores1 arise as a result of sharing write-through caches.
We think restricting microarchitectures to write-back
caches (and thus simpler weak memory models) will
not incur any performance penalty. Nevertheless, we
present WMM-S, another extension to WMM, which
could model the effects of non-atomic multi-copy stores.
WMM, WMM-D, and WMM-S are all defined using
Instantaneous Instruction Execution (I2E), a new way
of describing memory models without explicit reorder-
ing or speculative execution.
1. INTRODUCTION
Architects have often made changes for performance
in microarchitectures, which end up affecting the mem-
ory model of multiprocessors in subtle ways. The prob-
lem is serious because the official definitions of memory
models, such as Power and ARM, are underspecified in
the company documents [2, 3]. In order to resolve the
ambiguity in the official documents, researchers have
used additional empirical evidence and developed ab-
stract machines and axioms to capture the behaviors of
these models precisely. This situation is not satisfactory
either, because these formal definitions use complex ab-
stract machines and specify a large number of axioms
to capture all the corner cases [4, 5, 6]. Additionally,
most architects are intimidated by these formalizations.
If the behaviors to be modeled are complicated, then
there is no reason to believe that the model definition
can be simple. Indeed we believe this is the case with
Power and ARM models, because they must capture
the non-atomic multi-copy stores. Since these types of
1Also known as non-multi-copy-atomic stores [1].
stores arise as a consequence of sharing write-through
caches, one way to simplify the behaviors is to use write-
back caches exclusively. Another source of complex-
ity comes from the fact that speculative execution se-
lectively relaxes program dependencies. It is compli-
cated to model precisely the forbidden behaviors that
are caused by specific dependencies.
Sometimes memory models have been defined intu-
itively but incorrectly. We will show that the RC defi-
nition [7] is imprecise both in dependency ordering and
the values returned by loads, and that it is not easy to
fix the model without making it too restrictive. We will
also show that the RMO definition [8] is fairly precise,
but rules out certain architectural optimizations which
are commonly believed to be permitted.
We want a memory model that simultaneously satis-
fies the following three criteria:
1. Model definition is simple and precise;
2. Model allows efficient hardware implementations;
3. High-level language (HLL) primitives can be efficiently
mapped to memory instructions and fences in the
model.
By simple definition, we mean an Instantaneous In-
struction Execution (I2E) description of the instruction
set. All abstract machines in the I2E framework con-
sist of a monolithic multi-ported memory and n atomic
processors. The atomic processor executes each instruc-
tion instantaneously so the architecture state is by def-
inition always up-to-date. The instruction reordering
and dependencies in specific models can be captured by
including different types of buffers between each pro-
cessor and its port in the memory. I2E descriptions are
considerably simpler than other model definitions which
either use reordering axioms or operational models that
execute instructions partially.
The third criterion is important because people pre-
fer to implement concurrent programs using primitives
in HLLs instead of architecture-specific fences in assem-
bly, and this requires a systematic mapping from HLL
semantics to weak memory models.
None of the current architectural memory models sat-
isfy all the three criteria. SC and TSO have simple and
precise descriptions, but leave a lot on the table as far
as performance is concerned. As already mentioned,
weak memory models like Power, ARM, RC, and RMO
do not satisfy the first criterion. The situation is fur-
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ther complicated by the fact that there are attempts to
design HLLs and extend weak models so that the two
would be more compatible.
The major contributions of this paper are:
1. Identification of architectural features that cause non-
atomic multi-copy stores in Power and ARM models;
2. The first characterization of the problems with RC
and RMO definitions;
3. I2E, a new framework for describing memory models;
4. WMM, an I2E weak memory model which satisfies
the three criteria of goodness given earlier, and its
implementation with speculations on all dependen-
cies;
5. WMM-D, an extension of WMM to capture data-
dependency ordering precisely while still using I2E.
6. WMM-S, an extension of WMM to model non-atomic
multi-copy stores.
Paper organization: Section 2 presents the related
work. We analyze the source of complexity in Power
and ARM memory models in Section 3. We identify
the problems in the definitions of RC and RMO in Sec-
tion 4. In Section 5, we propose a new framework called
I2E to define memory models. We use I2E to give sim-
ple abstract machines of SC, TSO and PSO. We define
WMM using I2E in Section 6, which also includes its
implementation, litmus tests and a compilation scheme
from C++. We define WMM-D to capture data depen-
dency in Section 7. In Section 8, we extend WMM to
WMM-S to model non-atomic multi-copy stores. Our
conclusions are presented in Section 9.
2. RELATEDWORK
SC [9] is the most intuitive memory model, but naive
implementations of SC suffer from poor performance.
Gharachorloo et al. proposed load speculation and store
prefetch to enhance the performance of SC [10]. Over
the years, researchers have proposed more aggressive
techniques to preserve SC [11, 12, 13, 14, 15, 16, 17,
18, 19]. Perhaps because of their hardware complexity,
the adoption of these techniques in commercial micro-
processor has been limited. Instead the manufactures
and researchers have chosen to present weaker memory
model interfaces, e.g. TSO [20], PSO [8], RMO [8], Pro-
cessor Consistency [21], Weak Consistency (WC) [22],
RC [7], CRF [23], Power [2] and ARM [3]. The tutorials
by Adve et al. [24] and by Maranget et al. [25] provide
relationships among some of these models.
The lack of clarity in the definitions of Power and
ARM memory models in their respective company doc-
uments has led some researchers to empirically deter-
mine allowed/disallowed behaviors [4, 5, 26, 6]. Based
on such observations, in the last several years, both ax-
iomatic models and operational models have been de-
veloped which are compatible with each other [27, 28,
29, 5, 26, 4, 30, 31, 6]. However, these models are
quite complicated; for example, the Power axiomatic
model has 10 relations, 4 types of events per instruc-
tion, and 13 complex axioms [5], some of which have
been added over time to explain specific behaviors [27,
28, 32, 5]. The abstract machines used to describe
Power and ARM operationally are also quite compli-
cated, because they require the user to think in terms
of partially executed instructions [4, 30]. In particular,
the processor sub-model incorporates ROB operations,
speculations, instruction replay on speculation failures,
etc., explicitly, which are needed to explain the enforce-
ment of specific dependency (i.e. data dependency). We
present an I2E model WMM-D in Section 7 that cap-
tures data dependency and sidesteps all these compli-
cations. Another source of complexity is in the memory
sub-model, which we explain in Section 3.
Adve et al. defined Data-Race-Free-0 (DRF0), a class
of programs where shared variables are protected by
locks, and proposed that DRF0 programs should behave
as SC [33]. However, architectural memory models must
also define the behaviors of non-DRF0 programs.
A large amount of research has also been devoted to
specifying the memory models of HLLs: C++ [34, 35,
36], Java [37, 38, 39], etc. We will provide compilation
schemes from C++, a widely-used HLL, to the WMM
and WMM-D models presented in this paper.
Arvind and Maessen have specified precise conditions
for preserving store atomicity in program execution even
when instructions can be reordered [40]. In contrast, the
WMM and WMM-D models presented in this paper do
not insist on store atomicity at the program level.
Recently, Lustig et al. have used Memory Ordering
Specification Tables (MOSTs) to describe memory mod-
els, and proposed a hardware scheme which dynamically
converts programs across memory models described in
MOSTs [1]. MOST specifies the ordering strength (e.g.
locally ordered, multi-copy atomic) of two instructions
from the same thread under different conditions (e.g.
data dependency, control dependency). It is not clear
to us what events in the program execution are being
(re)ordered by MOST. It is also unclear regarding which
value a load returns given a legal order of events.
3. NON-ATOMIC MULTI-COPY STORES:
AN AVOIDABLE COMPLICATION
Stores in TSO (Intel) are known as multi-copy atomic,
because a store first becomes visible to the local proces-
sor and then later to all other processors simultaneously.
In contrast, Stores in Power and ARM processors are
non-atomic multi-copy, that is, a store may become vis-
ible to different processors at different times. This is
caused by the memory system, which allows a store S
from processor Pi to be observed by Pj before S has
finished all coherence transactions. There are two root
causes for this behavior. If multiple threads on a sin-
gle core, i.e. as in Simultaneous Multithreading (SMT),
share a store buffer, then a store by any of these threads
may be seen by all these threads before other processors.
This non-atomicity can be avoided by keeping the stores
of threads separate by tagging them with thread IDs in
the store buffer. If such tagged shared store buffers are
combined with write-back caches, all threads except the
one which issued the store cannot observe this store un-
til the store is committed to L1. On the other hand, if
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multiple threads share a write-through cache (typically
L1), then these threads can see a store by any of these
threads before the store reaches coherence, i.e. become
globally visible, making it non-atomic. Unlike the case
of shared store buffer, it is infeasible to distinguish be-
tween stores by different threads in the write-through
cache. Even without SMT, the non-atomicity problem
will persist if the shared L2 is write-through.
Sorin et al. have identified that it is hard to imple-
ment TSO with shared write-through caches [41, page
180]. The above analysis also matches their understand-
ing. Later we will show that a weak memory model with
multi-copy atomic stores, is considerably simpler than
Power and ARM models. In case one really wants to
model a non-atomic multi-copy memory system, we also
present such a model using I2E in Section 8.
4. INCORRECT MEMORY MODEL DEFI-
NITIONS
It is generally believed that RC and RMO are well-
defined memory models. We first show that the RC
definition [7], in fact, is underspecified in the sense that
it does not precisely define the values returned by loads,
and the ordering of events in case of dependent in-
structions. We will further show that after several at-
tempts to resolve the ambiguity, the resulting model
is no longer weak enough. RMO definition [8], on the
other hand, has a precise axiomatic description, but it
fails to match an architect’s intuitive understanding of
the model. (Readers could skip this section without
losing continuity, though later sections will refer to pro-
gram examples used here).
4.1 RC
4.1.1 Original RC Definition [7]
A memory access in RC has an “issue” event followed
by n “being performed with respect to (w.r.t.) processor
i” (i = 1 . . . n) events. The order of “issue” and “being
performed w.r.t.”events constrain the load values in two
ways (see Definition 2.1 in [7]):
• RC-LdVal-1 : If load L is performed w.r.t. Pi before
store S is issued by Pi, L cannot read from S.
• RC-LdVal-2 : If store S to address a is performed
w.r.t. Pi before load L to a is issued by Pi, L must
read from S or another store S′ which is performed
w.r.t. Pi after S.
When a memory access is performed w.r.t. all proces-
sors, the access is performed. Notice that Definition 2.1
of [7] is ambiguous about the load result in case that L
is issued before S is performed while L is performed af-
ter S is performed. Thus, our attempted interpretation,
RC-LdVal-2, only constrains the load result in case L is
issued after S is performed.
RC classifies memory accesses into two categories: or-
dinary ones and special ones. Special accesses are fur-
ther partitioned into three types: acquire (acq), release
(rel) and non-synchronization. RC requires ordinary ac-
cesses to be performed before or after release and ac-
quire accesses, respectively (see Condition 3.1 in [7]).
In addition, RC places the following three constraints
(see the last paragraph of Section 2 of [7]):
• RC-Dependency : “Uniprocessor control and data de-
pendences are respected”.
• RC-Coherence: “All writes to the same location are
serialized in some order and are performed in that
order w.r.t. any processor”. The last store in that
order gives the final memory value for that location.
• RC-No-Deadlock : “Accesses that occur previously in
program order eventually get performed”.
A legal execution is a total order of all events which
satisfies all the constraints.
4.1.2 Ambiguity in RC Definition
We explain the ambiguity using examples. All exam-
ples in this paper assume that all memory locations are
initialized to 0.
Load results: Consider the program in Figure 1, which
is a common usage of acquire-release pair to communi-
cate data. The behavior in the figure is allowed by the
above definition, which is unexpected. Consider the fol-
lowing event order: I1 to I4 are issued one by one, and
then I1 to I4 are performed one by one. Since there
is no dependency in the program, events can be issued
at the beginning, and the above order is legal. Since
both I1 and I4 are issued before any of them is per-
formed w.r.t. any processor, neither RC-LdVal-1 nor
RC-LdVal-2 could constrain I4 to only read from I1.
Thus I4 is allowed to read the initial value 0.
Proc. P1 Proc. P2
I1 : St a 1 I3 : r1 = Ldacq b
I2 : Strel b 1 I4 : r2 = Ld a
RC allows: r1 = 1, r2 = 0
Figure 1: Message
passing in RC
Proc. P1 Proc. P2
I1 : r1 = Ld a I3 : r2 = Ld b
I2 : St b r1 I4 : St a r2
RC allows: r1 = r2 = 42
Figure 2: Thin-air
read in RC
Ambiguous dependency constraint: There are two
interpretations of the RC-Dependency constraint. Sup-
pose it means that if an access B depends on another ac-
cess A, then B cannot be issued before A is performed.
Obviously with this interpretation, no speculative exe-
cution is possible.
Another interpretation is that dependency does not
enforce any ordering of events, as long as the final result
satisfies the program logic. This interpretation is so
relaxed that it allows the “thin-air read” behavior as
shown in Figure 2. This behavior may incur security
problems, and is explicitly forbidden by C++ [34] for
relaxed atomic loads and stores. Thus the compilation
from C++ to RC will be inefficient.
RC definition is also unclear about how two loads
to the same address on the same processor affect the
ordering of events.
4.1.3 Attempts to Fix RC
Since RC is an extension for WC, suppose we con-
strain the load values by borrowing Dubois’ et al. [22]
WC solution:
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• RC-Fix-WC-Ld-Value: The result of a load on Pi
should be the value given by the latest store (for the
same address) performed w.r.t. Pi.
With RC-Fix-WC-Ld-Value, when a load gets its result
by reading from a store, the load is automatically per-
formed w.r.t. all processors. (It is easy to see that RC-
Fix-WC-Ld-Value implies RC-LdVal-1 and RC-LdVal-
2, so we do not need these two earlier conditions).
We can fix the dependency constraint to allow spec-
ulation while avoiding “thin-air” read as follows:
• RC-Fix-Dependency : A store S that depends on a
load L should not be performed w.r.t. any other pro-
cessor before L is performed.
Now consider the Write-Write Causality (WWC) pro-
gram in Figure 3. According to the RC definition after
fixes, I1 will be performed before I5 w.r.t. P2, thus
making it impossible for the m[a] to be 2 according to
RC-Coherence. However, most architects believe that
RC can be implemented with a non-atomic multi-copy
memory system (e.g. P1 and P2 shares a write-through
L1), which allows this behavior.
Furthermore, if we move I1 from P1 to P2 and place
I1 right before I2 in Figure 3, the behavior in the figure
is still disallowed by RC for the same reason. However,
the behavior is observable in implementations, in which
P2 could locally forward the data of I1 to I2. And such
implementations are also believed to be permitted by
RC. Thus, the gap between the intuitive understanding
of RC and its precise definition remains. It is probably
possible to come up with a much more complex fix for
RC, but then it will not be a simple model anymore.
Proc. P1 Proc. P2 Proc. P3
I1 : St a 2 I2 : r1 = Ld a I4 : r2 = Ld b
I3 : St b (r1 − 1) I5 : St a r2
RC forbids: r1 = 2, r2 = 1, m[a] = 2
Figure 3: WWC (non-atomic multi-copy stores)
in RC
4.2 RMO
There is also a gap between the definition of RMO [8,
Appendix D] and the optimizations which are expected
to be allowed in its implementation. RMO forbids the
behavior shown in Figure 4 because I9 transitively de-
pends on I4 according to the definition, and I9 is or-
dered after I4 in memory order. However, this behavior
is possible in hardware with speculative load execution
and store forwarding, i.e. I7 first speculatively bypasses
from I6, and then I9 speculatively executes to get 0.
Most architects will not be willing to give up on these
two optimizations.
Besides the above problem, RMO permits the re-
ordering of two loads to the same address, i.e. it al-
lows the non-SC behavior in the Coherent Read-Read
(CoRR) example in Figure 5. Although this is not
wrong, it makes the compilation from C++ [34] ineffi-
cient, because such behavior is forbidden by C++ even
for relaxed atomic loads and stores. One could fix this
problem by adding the following axiom:
Proc. P1 Proc P2
I1 : St a 1 I4 : r1 = Ld b
I2 : MEMBAR I5 : if(r1 6=1) exit
I3 : St b 1 I6 : St c 1
I7 : r2 = Ld c
I8 : r3=a+r2−1
I9 : r4 = Ld r3
RMO forbids: r1 = 1, r2 = 1
r3 = a, r4 = 0
Figure 4: Speculation in
RMO
Proc. P1 Proc. P2
I1 : r1 = Ld a I3 : St a 1
I2 : r2 = Ld a
RMO allows: r1 = 1,
r2 = 0
Figure 5: CoRR in
RMO
• RMO-Fix-Ld : the program order of two loads to the
same address must be preserved in memory order.
However this fix rules out an optimization implemented
in Power and ARM processors (see Section 7.3).
5. DEFINING MEMORY MODELS USING
I2E
We will model multiprocessor systems as shown in
Figure 6 to define memory models. The state of the
system with n processors is defined as 〈ps,m〉, where m
is an n-ported monolithic memory which is connected to
the n processors. ps[i] (i = 1 . . . n) represents the state
of the ith processor. Each processor contains a register
state s, which represents all architectural registers, in-
cluding both the general purpose registers and special
purpose registers, such as PC. Cloud represents addi-
tional state elements, e.g. a store buffer, that a specific
memory model may use in its definition.
Figure 6: General model structure
5.1 Abstracting the Instruction Set
Memory model is always part of the ISA. However,
we want our definitions of the memory models to be as
generic as possible. For this reason, we introduce the
concept of decoded instruction set (DIS). A decoded in-
struction contains all the information of an instruction
after it has been decoded and has read all source reg-
isters. To begin with our DIS has the following three
instructions.
• 〈Nm, dst, v〉: instructions that do not access memory,
such as ALU or branch instructions. It writes the
computation result v into destination register dst.
• 〈Ld, a, dst〉: a load that reads memory address a and
updates the destination register dst.
• 〈St, a, v〉: a store that writes value v to memory ad-
dress a.
Later we will extend the DIS with fence instructions
as needed. Next we explain how we get to decoded
instructions from the source or raw instructions.
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Instantaneous Instruction Execution (I2E): To
define memory models we restrict ourselves to I2E mod-
els where each instruction is executed instantaneously
and the register state of each processor is by definition
always up-to-date. Therefore we can define the follow-
ing two methods on each processor to manipulate the
register state s:
• decode(): fetches the next raw instruction and returns
the corresponding decoded instruction based on the
current register state s.
• execute(dIns, ldRes): updates the register state s (e.g.
by writing destination registers and changing PC) ac-
cording to the current decoded instruction dIns. A
Ld requires a second argument ldRes which should be
the loaded value. For other instructions, the second
argument can be set to don’t care (“-”).
I2E cannot describe the semantics of a memory model in
which the meaning of an instruction may depend upon
a future store. Therefore all I2E models we discuss do
no permit stores to overtake loads.
5.2 Notations for Operational Semantics
The operational semantics is a set of rules that de-
scribe how the state of the abstract machine evolves
as execution progresses. Each rule takes the following
form:
predicates (based on the current state)
actions (to modify the current state)
If all predicates of a rule are satisfied then it can fire
and atomically update model states according to the
specified actions.
A predicate is either a when statement or a pattern
matching statement. For example, when(b.empty()) means
that the rule requires buffer b to be empty in order to
fire. The pattern matching statement has the following
form:
pattern = expression
For example, if we want to match the instruction re-
turned by the decode() method to be a Nm instruction,
we can write 〈Nm, dst, v〉 = ps[i].decode(). Free vari-
ables dst and v will be assigned to appropriate values
if the matching is successful. The matching identifier
always begins with a capital letter, e.g. Nm, Ld, St, etc.
We use “⇐” to assign a new value to a state, and
use semicolon “;” to separate statements written on the
same line. If multiple rules can fire, then our semantic
model selects any one of those rules non-deterministically
to execute. The final outcome may depend on the choice
of rule selection. To better understand the notation, we
will give I2E descriptions of three well-known memory
models: SC, TSO and PSO (see Figures 7a and 7b).
5.3 SC Model
As shown in Figure 7a, SC does not require any spe-
cial buffer. Figure 8 shows the operational semantics
of SC. The three rules correspond to the instantaneous
execution of the three types of decoded instructions. In
each rule, the decode() method first fetches and decodes
(a) SC (b) TSO/PSO (c) WMM
Figure 7: Structures of I2E models
a new instruction, and then the instruction is immedi-
ately executed and committed. Loads and stores in SC
directly access the monolithic memory.
SC-Nm rule (Nm execution).
〈Nm, dst, v〉 = ps[i].decode()
ps[i].execute(〈Nm, dst, v〉, -)
SC-Ld rule (Ld execution).
〈Ld, a, dst〉 = ps[i].decode()
ps[i].execute(〈Ld, a, dst〉,m[a])
SC-St rule (St execution).
〈St, a, v〉 = ps[i].decode()
ps[i].execute(〈St, a, v〉, -); m[a]⇐ v
Figure 8: SC operational semantics
5.4 TSO Model
Figure 7b shows the states and structure of TSO op-
erational model proposed in [42, 43]. In addition to
register state s, each processor now contains a store
buffer sb. sb is an unbounded buffer of 〈address, value〉
pairs, each representing a pending store. The following
methods are defined on sb:
• enq(a, v): enqueues the 〈address, value〉 pair 〈a, v〉
into sb.
• deq(): deletes the oldest store from sb, and returns
its 〈address, value〉 pair.
• empty(): returns True when sb is empty.
• exist(a): returns True if address a is present in sb.
• youngest(a): returns the store data of the youngest
store to address a in sb.
For methods that update the state and return a value,
we use ”←” as in 〈a, v〉 ← sb.deq(), which assigns the
return value of deq() to pair 〈a, v〉.
In order to enforce instruction ordering in accessing
the newly added store buffer, we extend our instruction
set with the memory fence instruction called Commit
which flushes the local store buffer.
Figure 9 shows the operational semantics of TSO.
The first four rules are instantaneous execution of four
types of decoded instructions, while the fifth rule han-
dles the interaction between the store buffer and mono-
lithic memory. According to TSO-Ld, Ld a first tries
to read the youngest store to address a in the local sb,
and if sb does not contain a then it reads the mono-
lithic memory. Buffering stores in sb essentially allows
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a load to overtake a store. The Commit fence blocks
until older stores are flushed from the store buffer. The
buffer will eventually get empty as the consequence of
repeated execution of TSO-DeqSb.
TSO-Nm rule (Nm execution).
〈Nm, dst, v〉 = ps[i].decode()
ps[i].execute(〈Nm, dst, v〉, -)
TSO-Ld rule (Ld execution).
〈Ld, a, dst〉 = ps[i].decode()
v = if ps[i].sb.exist(a) then ps[i].sb.youngest(a) else m[a]
ps[i].execute(〈Ld, a, dst〉, v)
TSO-St rule (St execution).
〈St, a, v〉 = ps[i].decode()
ps[i].execute(〈St, a, v〉, -); ps[i].sb.enq(a, v)
TSO-Com rule (Commit execution).
〈Commit〉 = ps[i].decode(); when(ps[i].sb.empty())
ps[i].execute(〈Commit〉, -)
TSO-DeqSb rule (dequeue TSO store buffer).
when(¬ps[i].sb.empty())
〈a, v〉 ← ps[i].sb.deq(); m[a]⇐ v
PSO-DeqSb rule (dequeue PSO store buffer).
a = ps[i].sb.anyAddr(); when(a 6= )
v ← ps[i].sb.rmOldest(a); m[a]⇐ v
Figure 9: TSO/PSO operational semantics
5.4.1 PSO: Enabling Store-Store reordering
We extend TSO to PSO by allowing sb to commit the
oldest store of any address to the monolithic memory,
i.e. replacing the TSO-DeqSb rule by the PSO-DeqSb
rule as shown in Figure 9. We use the following two
methods, instead of deq(), to delete entries from sb.
• anyAddr(): returns any store address present in sb; or
returns  if sb is empty.
• rmOldest(a): deletes the oldest store to address a from
sb, and returns its store data.
Thus we can dequeue stores for different addresses from
the same store buffer out of order, i.e. reorder stores.
6. WMMMODEL
WMM allows Load-Load reordering in addition to the
reorderings allowed by PSO. Since a reordered load may
read a stale value, we introduce a conceptual device
called invalidation buffer, ib, to each processor (see Fig-
ure 7c). ib is an unbounded buffer of 〈address, value〉
pairs, each representing a stale memory value for an
address that can be observed by the processor. A stale
value enters ib when some store buffer pushes a value to
the monolithic memory. Similar to Commit fences for
store buffers, we need a Reconcile memory fence to flush
the local invalidation buffer.
The following methods are defined on ib:
• insert(a, v): inserts 〈address, value〉 pair 〈a, v〉 into ib.
• getRandom(a): returns a random value v for address
a present in ib, and removes all values for a, which
are inserted into ib before v, from ib.
• clear(): removes all contents from ib to make it empty.
• rmAddr(a): removes all (stale) values for address a
from ib.
clear and rmAddr are called when ordering needs to be
enforced, i.e. preventing younger loads from reading
stale values.
6.1 Operational Semantics of WMM
Figure 10 shows the operational semantics of WMM.
The first 7 rules are the instantaneous execution of de-
coded instructions, while the WMM-DeqSb rule removes
the oldest store for any address (say a) from sb and com-
mits it to the monolithic memory. WMM-DeqSb also
inserts the original memory value into the ib of all other
processors to allow Ld a in these processors to effectively
get reordered with older instructions. However, this in-
sertion in ib should not be done if the corresponding sb
on that processor already has a store to a. This restric-
tion is important, because if a processor has address a
in its sb, then it can never see stale values for a. For
the same reason, when a St a v is inserted into sb, we
remove all values for a from the ib of the same processor.
WMM-Nm rule (Nm execution).
〈Nm, dst, v〉 = ps[i].decode()
ps[i].execute(〈Nm, dst, v〉, -)
WMM-LdSb rule (Ld execution: bypass from store).
〈Ld, a, dst〉 = ps[i].decode(); when(ps[i].sb.exist(a))
ps[i].execute(〈Ld, a, dst〉, ps[i].sb.youngest(a))
WMM-LdMem rule (Ld execution: read memory).
〈Ld, a, dst〉 = ps[i].decode(); when(¬ps[i].sb.exist(a))
ps[i].execute(〈Ld, a, dst〉,m[a]); ps[i].ib.rmAddr(a)
WMM-LdIb rule (Ld execution: read stale value).
〈Ld, a, dst〉 = ps[i].decode()
when(¬ps[i].sb.exist(a) ∧ ps[i].ib.exist(a))
v ← ps[i].ib.getRandom(a); ps[i].execute(〈Ld, a, dst〉, v)
WMM-St rule (St execution).
〈St, a, v〉 = ps[i].decode()
ps[i].execute(〈St, a, v〉, -); ps[i].sb.enq(a, v); ps[i].ib.rmAddr(a)
WMM-Com rule (Commit execution).
〈Commit〉 = ps[i].decode(); when(ps[i].sb.empty())
ps[i].execute(〈Commit〉, -)
WMM-Rec rule (Reconcile execution).
〈Reconcile〉 = ps[i].decode()
ps[i].ib.clear(); ps[i].execute(〈Reconcile〉, -)
WMM-DeqSb rule (dequeue store buffer).
a = ps[i].sb.anyAddr(); old = m[a]; when(a 6= )
v ← ps[i].sb.rmOldest(a); m[a]⇐ v
∀j 6= i. if ¬ps[j].sb.exist(a) then ps[j].ib.insert(a, old)
Figure 10: WMM operational semantics
Load execution rules in Figure 10 correspond to three
places from where a load can get its value. WMM-
LdSb executes Ld a by reading from sb. If address a
is not found in sb, then the load can read from the
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monolithic memory (WMM-LdMem). However, in or-
der to allow the load to read a stale value (to model
load reordering), WMM-LdIb gets the value from ib.
The model allows non-deterministic choice in the selec-
tion of WMM-LdMem and WMM-LdIb. To make this
idea work, WMM-LdMem has to remove all values for a
from ib, because these values are staler than the value in
memory. Similarly, WMM-LdIb removes all the values
for a, which are staler than the one read, from ib.
Synchronization instructions: Atomic read-modify-
write (RMW) instructions can also be included in WMM.
RMW should directly operate on the monolithic mem-
ory, so the rule to execute RMW is simply the combi-
nation of WMM-LdMem, WMM-St and WMM-DeqSb.
One could also extend WMM to incorporate the load-
linked/store-conditional pair in a similar way.
6.2 Litmus Tests for WMM
WMM executes instructions instantaneously and in
order, but because of store buffers (sb) and invalidation
buffers (ib), a processor can see the effect of loads and
stores on some other processor in a different order than
the program order on that processor. We explain the
reorderings permitted and forbidden by the definition
of WMM using well-known examples.
Fences for mutual exclusion: Figure 11 shows the
kernel of Dekker’s algorithm in WMM, which guaran-
tees mutual exclusion by ensuring registers r1 and r2
cannot both be zero at the end. Fences I2, I3, I6, I7 are
needed to keep this invariant. Suppose we remove a
Reconcile fence I3. Consider the scenario that all in-
structions on P2 execute first and I8 gets 0. After that,
all instruction on P1 execute and I4 reads the stale value
0 from ib. It is as if I4 overtakes I1 and I2. If we alterna-
tively remove a Commit fence I2, consider the case that
all instructions on P1 execute first and I4 gets 0. Let
I1 keep staying in the sb of P1. Meanwhile, we execute
all instructions on P2, so I8 will also get 0.
Proc. P1 Proc. P2
I1 : St a 1 I5 : St b 1
I2 : Commit I6 : Commit
I3 : Reconcile I7 : Reconcile
I4 : r1 = Ld b I8 : r2 = Ld a
WMM forbids: r1 = 0, r2 = 0
Figure 11: Dekker’s
algorithm in WMM
Proc. P1 Proc. P2
I1 : St a 42 I4 : r1 = Ld f
I2 : Commit I5 : Reconcile
I3 : St f 1 I6 : r2 = Ld a
WMM forbids: r1 = 1, r2 = 0
Figure 12: Message
passing in WMM
Fences for message passing: Figure 12 shows a way
of inter-processor communication in WMM. P1 writes
data 42 to addresses a, and then signals P2 by setting
a flag at address f to 1. P2 sees the new value of f and
then reads the data. Fences I2 and I5 are needed to
ensure that the data is correctly passed to P2. Without
the Commit fence I2, the data 42 may stay in the sb
of P1 even after the flag has been set in the monolithic
memory, and P2 may not see the new data. It is as if the
two stores on P1 are reordered. Without the Reconcile
fence I5, P2 could see the stale value 0 from ib. It is as
if the two loads on P2 are reordered.
No thin-air read: The Thin-air Read behavior in Fig-
ure 2 is impossible in WMM because of I2E.
SC for a single address: WMM maintains SC for all
accesses to a single memory location. This is because
both the store buffer and invalidation buffer have the
FIFO property for values of the same address. There-
fore WMM does not appear to reorder loads to the same
address, or stores to the same address. For example, the
non-SC behavior in the CoRR example in Figure 5 is
forbidden by WMM.
SC for well-synchronized programs: The critical
sections in well-synchronized programs are all protected
by locks. To maintain SC behaviors for such programs
in WMM, we only need to add a Reconcile after acquir-
ing the lock and a Commit before releasing the lock.
In summary, WMM can reorder stores to different
addresses, and allows a load to overtake other loads (to
different addresses), stores and Commit fences. WMM
disallows a load to overtake any Reconcile fence.
6.3 Compiling C++ to WMM
C++ primitives [34] can be mapped to WMM in-
structions in an efficient way as shown in Table 1. For
the purpose of comparison, we also include a mapping
to Power which has been proven correct [44].
C++ operations WMM instructions Power instructions
Non-atomic Load Ld Ld
Load Relaxed Ld Ld
Load Consume Ld; Reconcile Ld
Load Acquire Ld; Reconcile Ld; cmp; bc; isync
Load SC Commit; Reconcile; sync; Ld; cmp;
Ld; Reconcile bc; isync
Non-atomic Store St St
Store Relaxed St St
Store Release Commit; St lwsync; St
Store SC Commit; St sync; St
Table 1: Mapping C++ to WMM and Power
The Commit;Reconcile sequence in WMM is the same
as a sync in Power, and Commit is similar to lwsync.
The cmp; bc; isync sequence in Power can be viewed as
a Load-Load fence, so it is similar to a Reconcile fence
in WMM. In case of Store SC in C++, WMM uses a
Commit while Power uses a sync, so WMM effectively
saves one Reconcile. On the other hand, Power does not
need any fence for Load Consume in C++, while WMM
requires a Reconcile. Thus it is difficult to say whether
one is more efficient than the other.
6.4 WMM Implementation
WMM can be implemented using modern OOO mul-
tiprocessors without any change in the microarchitec-
ture, and even the most aggressive optimizations in
ROB and cache cannot step beyond WMM. To demon-
strate this, we first show how general OOO microarchi-
tecture is abstracted by the WMM model, and then we
discuss detailed hardware optimizations.
6.4.1 Correspondence of OOO to WMM
Let us consider an OOO microarchitecture (referred
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below simply as OOO) with ROB, store buffer and a
coherent write-back cache hierarchy. In OOO, instruc-
tions in ROB are committed in order, loads can be is-
sued as soon as its address is known, and a store is
enqueued into the store buffer only when the store com-
mits (i.e. the entries in a store buffer cannot be killed).
We show how WMM captures the behaviors of OOO by
giving a correspondence between OOO and WMM.
Cache hierarchy: Although the write-back cache hi-
erarchy may process many requests simultaneously and
out of order, every request in the cache hierarchy com-
pletes by reading or writing an L1 cache line when it has
sufficient permissions and the coherent memory value.
The monolithic memory in WMM contains only such
coherent values, and thus each access to L1 corresponds
to an access to the monolithic memory in WMM. This
monolithic memory abstraction of a coherent cache hi-
erarchy has been proven by Vijayaraghavan et al. [45].
Store buffer: The state of the store buffer in OOO
is represented by the sb in WMM. Entry into the store
buffer when a store commits in OOO corresponds to
the WMM-St rule. In OOO, the store buffer only is-
sues the oldest store for some address to memory. The
store is removed from the store buffer when the store
updates L1. The removal from the store buffer exactly
corresponds to the WMM-DeqSb rule.
ROB and eager loads: The commit of each instruc-
tion from ROB corresponds to the WMM rule that ex-
ecutes that instruction, and therefore the architectural
state in both WMM and OOO must match at the time
of commit. Early execution of a load L to address a
with a return value v in OOO can be understood by
considering where 〈a, v〉 resides in OOO when L com-
mits. The WMM-LdSb and the WMM-LdMem rules
cover the cases that 〈a, v〉 is, respectively, in the store
buffer or the cache hierarchy when L commits. Other-
wise 〈a, v〉 is no longer present in OOO at the time of
load commit and must have been overwritten in mem-
ory. This case corresponds to using the WMM-DeqSb
rule to inserts 〈a, v〉 into ib, and then using the WMM-
LdIb rule to read v from ib.
Fences: Fences never go into the store buffer or mem-
ory. In OOO, Commit can commit from ROB only when
the local store buffer is empty. Reconcile plays a differ-
ent role; it stalls all younger loads unless the load can
bypass from a store which is younger than the fence
in ROB. The stall prevents younger loads from read-
ing values that have become stale when the Reconcile
commits. This corresponds to clearing ib in WMM.
In general, we can give a WMM execution for any
OOO execution following the above correspondence. Each
time the OOO execution commits an instruction I from
ROB or removes a store S from store buffer, the coher-
ent memory state, store buffers, and results of commit-
ted instructions in OOO are exactly the same as those
in WMM when the WMM execution executes I or de-
queues S from sb, respectively.
6.4.2 Aggressive Optimizations
Speculation: WMM does not enforce any dependency
ordering, so the implementation can do all kinds of
speculations, such as branch prediction, memory de-
pendency prediction [46], and even load-value predic-
tion [47, 48, 49, 50]. As a result, a load L can be issued
as soon as we know its load address, which could even
be computed from a predicted value. When all predic-
tions related to L turn out to be correct, there is no
need to check whether the value that L got earlier has
become stale, because getting a stale value is captured
by reading ib in WMM.
Consider the behavior in Figure 13. In an imple-
mentation with memory dependency prediction, P2 can
predict that the store address of I5 is not a, and exe-
cute I6 early to get value 0. WMM allows this behavior
because I6 can read 0 from ib. Next consider the be-
havior in Figure 14. In an implementation with load-
value prediction, P2 can predict the result of I4 to be
a and execute I5 early to get value 0. When I4 returns
from memory later with value a, the prediction on I4
turns out to be correct and the result of I5 can be kept.
WMM also allows this behavior because I5 can read 0
from ib. Note that the behavior in Figure 14 is dis-
allowed by RMO, Power and ARM if we change I2 to
MEMBAR (RMO fence), lwsync (Power fence) or dmb
(ARM fence). Thus, load-value prediction cannot be
directly used in RMO, Power and ARM processors.
Proc. P1 Proc. P2
I1 : St a 1 I4 : r1 = Ld b
I2 : Commit I5 : St (r1+c−1) 1
I3 : St b 1 I6 : r2 = Ld a
WMM allows: r1 = 1, r2 = 0
Figure 13: Memory de-
pendency prediction
Proc. P1 Proc. P2
I1 : St a 1 I4 : r1 = Ld b
I2 : Commit I5 : r2 = Ld r1
I3 : St b a
WMM allows: r1 = a, r2 = 0
Figure 14: Load-
value prediction
The only restriction on issuing loads comes from the
fact that WMM does not appear to reorder loads for
the same address. The implementation could execute
such two loads out-of-order, but it must ensure that the
return values of the two loads are from the same store.
(Power and ARM have the same restriction [4, 6]).
Coherence optimization: A possible coherence opti-
mization, which we refer to as delayed-invalidation, is to
delay the processing of invalidation requests. Suppose
the local cache C of processor Pi holds a cache line for
address a in the shared state. When C receives an inval-
idation request for a from its parent, C could respond
without truly evicting the line, thus letting later loads
to read this stale line. However, the stale line must
be evicted when C processes a store to a or before Pi
commits a Reconcile. A load that reads the stale line
is effectively executed early, and the behavior is cap-
tured by reading ib in WMM. This optimization may
violate all dependency orderings, e.g. the behavior in
Figure 14. However, if no cache miss can be processed
before the eviction of the stale line, then this optimiza-
tion does not break any dependency ordering or affect
the memory model.
Since the stores in WMM are multi-copy atomic (e.g.,
WMM disallows the behavior in Figure 3), we have
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demonstrated that even this coherence optimization is
not tied to non-atomic multi-copy stores.
Since WMM allows common coherence optimizations
and all speculations in ROB, the performance of its im-
plementation should not be worse than that of any other
weak model (e.g. Power and ARM). Furthermore, since
Power and ARM cannot directly use load-value predic-
tion, WMM implementation may even have higher per-
formance than Power and ARM.
7. MODELING DATA DEPENDENCY
Figure 14 shows a behavior permitted by WMM but
which is not possible unless hardware does load-value
prediction or delayed-invalidation optimization. This
behavior can be prevented by inserting a Reconcile fence
between I4 and I5. However, the fence may cause per-
formance loss because it would prevent the execution of
loads that follow I5 but do not depend on I4. This is
an unnecessary cost because commercial microproces-
sors do not use value prediction yet, and the delayed-
invalidation optimization can be adapted to not affect
the memory model. To avoid these extra Reconcile fences,
we need a memory model that precisely captures the
data-dependency ordering enforced in hardware. As we
have seen, the axioms of RMO restrict hardware too
much, while Power and ARM explicitly models ROB
operations. None of these solutions are satisfactory, so
we present WMM-D which uses timestamps to exclude
exactly those behaviors that violate data-dependency
ordering from WMM.
7.1 Enforcing Data Dependency with Times-
tamps
We derive our intuition for timestamps by observing
how an OOO processor without load-value prediction
and delayed-invalidation optimization works. We refer
to such a processor as OOO-D.
In Figure 14, assume instruction Ik (k = 1 . . . 5) gets
its result or writes memory at time tk in OOO-D. Then
t5 ≥ t4 because the result of I4 is a source operand of
I5 (i.e. the load address). Since I4 reads the value of
I3 from memory, t4 ≥ t3, and thus t5 ≥ t3 ≥ t1. As we
can see, the time ordering reflects enforcement of data
dependencies. Thus, a natural way to extend WMM to
WMM-D is to attach a timestamp to each value, which
will, in turn, impose additional constraints on rule firing
in WMM. We first explain how to extend WMM to
WMM-D without considering OOO-D, and then show
the correspondence between WMM-D and OOO-D.
7.1.1 Adding Timestamps to WMM
Let us assume there is a global clock which is incre-
mented every time a store writes memory. We attach
a timestamp to each value in WMM, i.e. an architec-
ture register value, the 〈address, value〉 pair of a store,
and a monolithic memory value. The timestamp repre-
sents when the value is created. Consider an instruc-
tion r3 = r1 + r2. The timestamp of the new value in
r3 will be the maximum timestamp of r1 and r2. Sim-
ilarly, the timestamp of the 〈address, value〉 pair of a
store (St a v), i.e. the creation time of the store, is the
maximum timestamp of all source operands to compute
〈a, v〉. The timestamp of a monolithic memory value is
the time when the value becomes visible in memory, i.e.
one plus the time when the value is stored.
Next consider a load L (Ld a) on processor i, which
reads the value of a store S (St a v). No matter how
WMM executes L (e.g. by reading sb, memory, or ib),
the timestamp ts of the load value (i.e. the timestamp
for the destination register) is always the maximum of
(1) the timestamp ats of the address operand, (2) the
time rts when processor i executes the last Reconcile
fence, and (3) the time vts when S becomes visible to
processor i. Both ats and rts are straightforward. As
for vts, if S is from another processor j (j 6= i), then S
is visible after it writes memory, so vts is timestamp of
the monolithic memory value written by S. Otherwise,
S is visible to processor i after it is created, so vts is
the creation time of S.
A constraint for L, which we refer to as stale-timing,
is that ts should not exceed the time tsE when S is
overwritten in memory. This constraint is only relevant
when L reads from ib. In Section 7.1.2, we will explain
why this constraint is needed.
To carry out the above timestamp calculus for load L
in WMM, we need to associate the monolithic memory
m[a] with the creation time of S and the processor that
created S, when S updates m[a]. When S is overwritten
and its 〈a, v〉 is inserted into ps[i].ib, we need to attach
the time interval [vts, tsE ] (i.e. the duration that S is
visible to processor i) to that 〈a, v〉 in ps[i].ib.
By combining the above timestamp mechanism with
the original WMM rules, we have derived WMM-D.
7.1.2 Relation Between WMM-D and OOO-D
The timestamp of each value in WMM-D represents
the earliest time that the value may become readable
in OOO-D. For example, the timestamp of a register
value in WMM is the earliest time in OOO-D, at which
the value can be derived by an instruction. It should be
noted that PC should never be involved in the times-
tamp mechanism of WMM-D. This is because instruc-
tions can be speculatively fetched in OOO-D, and the
PC of each instruction can always be known in advance.
As for loads, we first make a simplification that a
Reconcile in OOO-D stalls all younger loads, i.e. bypass-
ing from stores younger than the fence is also stalled.
This restriction does not reduce the permitted behaviors
in OOO-D. This is because no younger load can access
memory before the Reconcile commits even without the
restriction, and the additionally stalled bypassing can
be done immediately after the Reconcile commits.
With the above simplification, a load from processor
i can get its value in OOO-D only when (1) its address
has resolved, (2) all previous Reconcile fences have com-
mitted, and (3) the value is visible to processor i. This
exactly corresponds to how we compute the timestamp
of the load result in WMM-D. In terms of the time when
the value becomes visible in OOO-D, if the load value
is also stored by processor i, then the load can bypass
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from a store in ROB right after the 〈address, value〉 of
the store is computed; otherwise the load must wait for
the value to be written into memory. This also corre-
sponds to the computation of vts in WMM-D.
Since it is impossible in OOO-D to have a load get its
value after the value has been overwritten in memory,
the stale-timing constraint in WMM-D is necessary.
7.2 WMM-D Operational Semantics
The operational semantics of WMM-D is given in Fig-
ure 15. We list the things one should remember before
reading the rules in the figure.
• The global clock name is gts (initialized as 0), which is
incremented when the monolithic memory is updated.
• Each register has a timestamp (initialized as 0) which
indicates when the register value was created.
• Each sb entry 〈a, v〉 has a timestamp, i.e. the creation
time of the store that made the entry. Timestamps
are added to the method calls on sb as appropriate.
• Each monolithic memory location m[a] is a tuple
〈v, 〈i, sts〉,mts〉 (initialized as 〈0, 〈-, 0〉, 0〉), in which v
is the memory value, i is the processor that writes the
value, sts is the creation time of the store that writes
the value, and mts is the timestamp of the memory
value (i.e. one plus the time of memory write).
• Each ib entry 〈a, v〉 has a time interval [tsL, tsU ], in
which tsL is the time when 〈a, v〉 becomes visible to
the processor of ib, and tsU is the time when 〈a, v〉
is overwritten in memory and gets inserted into ib.
Thus, the insert method on ib takes the time interval
as an additional argument.
• Each processor ps[i] has a timestamp rts (initialized
as 0), which records when the latest Reconcile was
executed by ps[i].
Some of the timestamp manipulation is done inside
the decode and execute methods of each processor ps[i].
Therefore we define the following methods:
• decodeTS(): returns a pair 〈dIns, ts〉, in which dIns
is the decoded instruction returned by the original
method decode(), and ts is the maximum timestamp
of all source registers (excluding PC) of dIns.
• executeTS(dIns, ldRes, ts): first calls the original method
execute(dIns, ldRes), and then writes timestamp ts
to the destination register of instruction dIns.
We also replace the getRandom method on ib with the
following two methods:
• random(a): returns the 〈value, time interval〉 pair of
a random stale value for address a in ib. If ib does
not contain any stale value for a, 〈, -〉 is returned.
• rmOlder(a, ts): removes all stale values for address a,
which are inserted into ib when gts < ts, from ib.
This facilitates the check of the stale-timing constraint.
In Figure 15, WMM-D-Nm and WMM-D-St com-
pute the timestamps of a Nm instruction result and a
store 〈a, v〉 pair from the timestamps of source registers
respectively. WMM-D-Rec updates ps[i].rts with the
current time because a Reconcile is executed. WMM-
D-DeqSb attaches the appropriate time interval to the
stale value inserted into ib as described in Section 7.1.1.
WMM-D-Nm rule (Nm execution).
〈〈Nm, dst, v〉, ts〉 = ps[i].decodeTS()
ps[i].executeTS(〈Nm, dst, v〉, -, ts)
WMM-D-LdSb rule (Ld execution: bypass from store).
〈〈Ld, a, dst〉, ats〉 = ps[i].decodeTS()
when(ps[i].sb.exist(a)); 〈v, sts〉 = ps[i].sb.youngest(a)
ps[i].executeTS(〈Ld, a, dst〉, v,max(ats, ps[i].rts, sts))
WMM-D-LdMem rule (Ld execution: read memory).
〈〈Ld, a, dst〉, ats〉 = ps[i].decodeTS(); when(¬ps[i].sb.exist(a))
〈v, 〈j, sts〉,mts〉 = m[a]; vts = (if i 6= j then mts else sts)
ps[i].executeTS(〈Ld, a, dst〉, v,max(ats, ps[i].rts, vts))
ps[i].ib.rmAddr(a)
WMM-D-LdIb rule (Ld execution: read stale value).
〈〈Ld, a, dst〉, ats〉 = ps[i].decodeTS()
〈v, [tsL, tsU ]〉 = ps[i].ib.random(a)
when(¬ps[i].sb.exist(a) ∧ v 6=  ∧ ats ≤ tsU )
ps[i].executeTS(〈Ld, a, dst〉, v,max(ats, ps[i].rts, tsL))
ps[i].ib.rmOlder(a, tsU )
WMM-D-St rule (St execution).
〈〈St, a, v〉, ts〉 = ps[i].decodeTS()
ps[i].executeTS(〈St, a, v〉, -, -)
ps[i].sb.enq(a, v, ts); ps[i].ib.rmAddr(a)
WMM-D-Rec rule (Reconcile execution).
〈〈Reconcile〉, ts〉 = ps[i].decodeTS()
ps[i].executeTS(〈Reconcile〉, -, -); ps[i].ib.clear(); ps[i].rts⇐ gts
WMM-D-Com rule (Commit execution).
〈〈Commit〉, ts〉 = ps[i].decodeTS(); when(ps[i].sb.empty())
ps[i].executeTS(〈Commit〉, -, -)
WMM-D-DeqSb rule (dequeue store buffer).
a = ps[i].sb.anyAddr(); 〈v′, 〈i′, sts′〉,mts〉 = m[a]
tsU = gts; when(a 6= )
〈v, sts〉 ← ps[i].sb.rmOldest(a)
m[a]⇐ 〈v, 〈i, sts〉, gts+ 1〉; gts⇐ gts+ 1
∀j 6= i. let tsL = (if j 6= i′ then mts else sts′) in
if ¬ps[j].sb.exist(a) then ps[j].ib.insert(a, v′, [tsL, tsU ])
Figure 15: WMM-D operational semantics
In all three load execution rules (WMM-D-LdSb, WMM-
D-LdMem, and WMM-D-LdIb), the timestamp of the
load result is no less than the timestamp of the ad-
dress operand (ats) or the latest Reconcile execution
time (ps[i].rts). Besides, the timestamp of the load re-
sult is also lower-bounded by the beginning time that
the value is readable by the processor of the load (ps[i]),
In WMM-D-LdSb and WMM-D-LdIb, this beginning
time (i.e. sts or tsL) is stored in the sb or ib entry;
while in WMM-D-LdMem, this beginning time is one
of the two times (i.e. sts and mts) stored in the mono-
lithic memory location depending on whether the mem-
ory value v is written by ps[i] (i.e. whether i is equal
to j). In WMM-D-LdIb, the stale-timing constraint re-
quires that max(ats, ps[i].rts, tsL) (i.e. the timestamp
of the load value) is no greater than tsU (i.e. the time
when the stale value is overwritten). Here we only com-
pare ats with tsU , because tsL ≤ tsU is obvious, and the
clearing of ib done by Reconcile fences already ensures
ps[i].rts ≤ tsU .
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7.3 Litmus Tests for WMM-D
Enforcing data dependency: First revisit the be-
havior in Figure 14. In WMM-D, the timestamp of the
source operand of I5 (i.e. the result of I4) is 2, while
the time interval of the stale value 0 for address a in the
ib of P1 is [0, 0]. Thus I5 cannot read the stale value 0,
and the behavior is forbidden by WMM-D. For a similar
reason, WMM-D forbids the behavior in Figure 16, in
which I4 carries data dependency to I7 transitively. In
particular, I6 reading from I5 forms a data dependency.
This behavior is also impossible in OOO-D.
Allowing other speculations: The behavior in Fig-
ure 13 is possible on hardware that performs memory
dependency speculation. WMM-D allows this behavior,
because the timestamp of the address operand of I6 is
0, and I6 can read the stale value 0 from ib. For a sim-
ilar reason, WMM-D allows the behavior in Figure 4
(assuming I2 becomes Commit), which can be observed
on hardware that speculates over control dependency.
As we can see, WMM-D only excludes behaviors that
violate data-dependency ordering, while still allowing
implementations to speculate on all other dependencies.
Proc. P1 Proc. P2
I1 : St a 1 I4 : r1 = Ld b
I2 : Commit I5 : St c r1
I3 : St b a I6 : r2 = Ld c
I7 : r3 = Ld r2
WMM-D forbids: r1 = a,
r2 = a, r3 = 0
Figure 16: Transitive
data dependency
Proc. P1 Proc. P2
I1 : St a 1 I4 : r1 = Ld b
I2 : Commit I5 : r2=r1+c−1
I3 : St b 1 I6 : r3 = Ld r2
I7 : r4 = Ld c
I8 : r5 = r4+a
I9 : r6 = Ld r5
WMM-D allows: r1 = 1, r2 = c
r3 = 0, r4 = 0, r5 = a, r6 = 0
Figure 17: RSW in
WMM-D
Necessity of two timestamps in memory: In Fig-
ure 16, suppose we change I5 to “St c a”, and insert a
Commit fence between I5 and I6. Then the behavior
will be possible in OOO-D, because I6 can bypass data
from I5, and I7 can execute early to get 0. (The newly
inserted Commit fence cannot stop the bypass). WMM-
D also allows the behavior. However, if each monolithic
memory location in WMM-D only keeps a single times-
tamp, which is the time when the memory value be-
comes visible, then I6 must get value a from m[c] with
timestamp 3. Thus I7 cannot read stale value 0, which
has time interval [0, 0], from ib. This example shows
that the two timestamps in each monolithic memory
location are indispensable.
Loads to the same address: Remember that two
loads to the same address can be executed out of order
in OOO-D as long as the two loads read from the same
store. WMM-D also captures this subtle optimization.
Consider the Read-from-Same-Write (RSW) program
in Figure 17. The behavior is observable in OOO-D,
because I7 to I9 can be executed before I4 to I6. It is
fine for I6 and I7, which read the same address c, to
be executed out-of-order, because they both read from
the initialization store. WMM-D allows this behavior,
because the timestamp of the address operand of I9 is
0, and I9 can read stale value 0 from ib. (This behavior
is also observable on Power and ARM processors [4, 6]).
In contrast, RMO with the additional RMO-Fix-Ld
axiom, which disables the reordering of loads to the
same address in Section 4.2, will forbid this behavior
(assuming we change I2 to MEMBAR). This is because
the memory order of I4, I6, I7, I9 must be the same as
the program order on P2. This reveals the disadvan-
tage of the axiomatic definition of RMO. Maybe adding
complicated axioms can disallow the reordering of loads
to the same address while capturing this optimization;
we certainly have not figured it out.
7.4 Compiling C++ to WMM-D
The mapping from C++ to WMM-D is almost the
same as the one for WMM except that WMM-D does
not need any fence for Load Consume in C++. This is
because Load Consume leverages data-dependency or-
dering which is already enforced by WMM-D.
8. MODELINGNON-ATOMICMULTI-COPY
STORES
Unlike a multi-copy atomic store, a non-atomic multi-
copy store may become visible to different processors at
different times. This can happen because of shared store
buffers or write-through caches. Even then, all stores
for an address can be put in a total order, and the order
seen by any processor is consistent with this total order.
We will refer to this total order as the coherence order
(<co) [4, 5], though in the literature other names, such
as modification order [34], have also been used. We can
model such stores by introducing a background rule to
make copies of a store in a store buffer into other store
buffers. There are quite a few subtleties in doing this
properly; WMM-S model is an I2E description of rules
to generate such behaviors.
8.1 Copying From One Store Buffer into An-
other
We need a mechanism to identify all the copies of a
store in various store buffers. We, therefore, assign a
unique tag t when a store is inserted in the store buffer
by a store instruction, and this tag is copied when a
store is copied from one store buffer into another. When
it is time to commit a store from the store buffer to the
memory, all the copies of this store have to be deleted
from all the store buffers which have them. A store can
be committed only if all its copies are the oldest store
for that address in their respective store buffers.
All the stores for an address in a store buffer are kept
as a strictly ordered list where the youngest store (i.e.
the largest in the total order of this list) is the one that
entered the store buffer last. We make sure that all
ordered lists are can be combined transitively to form
a strict partial order, which has now to be understood
in terms of the tags on stores because of the copies. By
the end of the program, this partial order on the stores
for an address becomes the coherence order, so we refer
to this partial order as the partial coherence order.
Consider the states of store buffers shown in Figure
18. A, B, C and D are different stores to the same ad-
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dress, and their tags are tA, tB , tC and tD, respectively.
A′ and B′ are copies of A and B respectively created
by the background copy rule. Ignoring C ′, the partial
coherence order contains:
• tD <co tB <co tA (D is older than B, and B is older
than A′ in P2) and
• tC <co tB (C is older than B′ in P3)
Notice that tD and tC are not related in this partial
order.
At this point, if we allowed C in P3 to be copied as
C ′ into P1, we would introduce a new edge tA <co tC
in the coherence relation, which would break the partial
order by introducing the cycle tA <co tC <co tB <co tA.
Therefore copying of C into P1 should not be allowed in
this state. Similarly, copying a store with tag tA into P1
or P2 should be forbidden because it would immediately
create the cycle, tA <co tA. In general, the background
copy rule must be constrained so that invariance of the
partial coherence order after copying is maintained.
Figure 18: Example states of store buffers by
copying stores (primes are copies)
The operational semantics of WMM-S is defined by
adding/replacing three rules to the operational seman-
tics of WMM given in Figure 10. These new rules are
shown in Figure 19: A new background rule WMM-S-
Copy is added to the WMM rules and the WMM-S-
St and WMM-S-DeqSb rules replace the WMM-St and
WMM-DeqSb rules of WMM, respectively. Before read-
ing these new rules, one should note the following facts:
• The decode method now returns 〈St, a, v, t〉 for a store,
in which t is the unique tag assigned to the store.
Each store buffer entry becomes a tuple 〈a, v, t〉, in
which t is the tag. Tags are also introduced into the
methods of sb appropriately.
• The sb now has the following three methods:
– has(t): returns True if sb contains a store with tag
t.
– oldest(a): returns the 〈value, tag〉 pair of the oldest
store to address a in sb.
– random(a): returns the 〈value, tag〉 pair of any store
to address a present in sb.
If sb does not contain any store to address a, oldest(a),
random(a) and the previously defined youngest(a) meth-
ods will all return 〈, 〉.
• A new function noCycle(a, t, j) is defined to check
whether the background rule could copy a store with
tag t for address a into the sb of processor j. It re-
turns True if the partial coherence order among the
tags of all stores for address a does not contain any
cycle after doing the copy.
In Figure 19, WMM-S-St is simply introducing the
WMM-S-St rule (St execution).
〈St, a, v, t〉 = ps[i].decode()
ps[i].execute(〈St, a, v, t〉, -)
ps[i].sb.enq(a, v, t); ps[i].ib.rmAddr(a)
WMM-S-DeqSb rule (dequeue store buffer).
a = ps[i].sb.anyAddr(); old = m[a]; 〈v, t〉 = ps[i].sb.oldest(a)
when(a 6=  ∧
∀j. ¬ps[j].sb.has(t) ∨ ps[j].sb.oldest(a) = 〈v, t〉)
m[a]⇐ v
∀j. if ps[j].sb.has(t) then ps[j].sb.rmOldest(a)
else if ¬ps[j].sb.exist(a) then ps[j].ib.insert(a, old)
WMM-S-Copy rule (copy store from processor i to j).
〈v, t〉 = ps[i].sb.random(a)
when(t 6=  ∧ noCycle(a, t, j))
ps[j].sb.enq(a, v, t); ps[j].ib.rmAddr(a)
Figure 19: WMM-S operational semantics
store tag to the original WMM-St rule. In WMM-S-
DeqSb, when we write a store (〈a, v, t〉) into memory,
we ensure that each copy of this store is the oldest one
to address a in its respective store buffers. The old
memory value is inserted into the invalidation buffer
ib of each processor whose sb does not contain address
a. WMM-S-Copy copies a store (〈a, v, t〉) from ps[i] to
ps[j]. The check on noCycle(a, t, j) guarantees that no
cycle is formed in the partial coherence order after the
copy. Copying stores from ps[i] to ps[i] will be automat-
ically rejected because noCycle will return False. Since
we enqueue a store into ps[j].sb, we need to remove all
stale values for address a from ps[j].ib.
The rule to execute a Commit fence in WMM-S looks
the same as that in WMM (i.e. WMM-Com), but has
very different implications for implementations. In WMM-
S, a store cannot be moved from sb to memory unless
all its copies in other store buffers can be moved at
the same time. Hence the effect of a Commit fence
is no longer local; it implicitly affects all other store
buffers/caches. In literature, such fences are known as
cumulative.
8.2 Litmus Tests for WMM-S
We show by examples that WMM-S allows non-atomic
multi-copy store behaviors, and that fences in WMM-S
have the cumulative properties similar to those in Power
and ARM memory models.
We first revisit the WWC example in Figure 3. The
behavior in the figure, which is disallowed by WMM, is
now allowed by WMM-S. This is because in WMM-S,
I1 could be copied into the store buffer of P2, and then
I2 reads its value from the store buffer. After that, I3
is written to memory, I4 executes, and I5 is written to
memory. Finally I1 is written to memory, leading the
final memory value for a to be 2. This behavior can be
found in implementations in which P1 and P2 share a
write-through cache. To forbid this behavior in WMM-
S, we can insert a Commit fence between I2 and I3 on
P2 to force I1 to be written into memory. The inserted
Commit fence has a cumulative global effect in ordering
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I1 before I3 (and hence I5).
Figure 20 shows another well-known example called
Independent Reads of Independent Writes (IRIW). The
non-SC behavior in the figure is allowed by WMM-S,
while it is forbidden by the original WMM model. This
is because in WMM-S, I1 and I2 could be copied into the
store buffers of P3 and P4 respectively. Then I3 and I6
can read the values of I1 and I2 from store buffers. After
that, I5 and I8 simply access the monolithic memory
and both get value 0. This behavior can be found in
implementations in which P1, P3 share a write-through
cache, and P2, P4 share another write-through cache.
To forbid the behavior in Figure 20 in WMM-S, we
can insert a Commit fence between I3 and I4 on P3,
and another Commit fence between I6 and I7 on P4.
As we can see, a Commit followed by a Reconcile in
WMM-S has the same effect as the Power sync fence
and the ARM dmb fence. Cumulation is achieved by
globally advertising observed stores (Commit) and pre-
venting later loads from reading stale values (Reconcile).
Proc. P1 Proc. P2 Proc. P3 Proc. P4
I1 : St a 1 I2 : St b 1 I3 : r1 = Ld a I6 : r3 = Ld b
I4 : Reconcile I7 : Reconcile
I5 : r2 = Ld b I8 : r4 = Ld a
WMM-S allows: r1 = 1, r2 = 0, r3 = 1, r4 = 0
Figure 20: IRIW in WMM-S
9. CONCLUSION
Weak memory models can be tamed, that is, made
more understandable without sacrificing efficiency. One
contribution to the complexity is write-through caches,
and we see no fundamental advantage of such caches
over write-back caches. We do think Instantaneous In-
struction Execution (I2E) descriptions leave little room
for ambiguity in the operational semantics of memory
models and should be used in all definitions. We have
also presented three concrete weak memory models: WMM,
a futuristic model that is suitable when load-value pre-
diction becomes commonplace in microarchitectures; WMM-
D, a model that enforces data-dependency ordering and
can be adopted immediately; and WMM-S, an exten-
sion on WMM that allows non-atomic multi-copy store
behaviors.
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